Race Result Details |
Racer | Justas (stelis) |
Race Number | 15 |
Date | Tue, 18 Sep 2018 12:28:35 |
Speed |
60 WPM
![]() |
Accuracy | 93.5% |
Rank | 3rd place (out of 5) |
Opponents | idk_amelia (5th place) rajil1213 (4th place) theemperorsrb (2nd place) |
Text typed:
In synchronous communications, the sender and receiver must synchronize with one another before data is sent. To maintain clock synchronization over long periods, a special bit-transition pattern is embedded in the digital signal that assists in maintaining the timing between sender and receiver.
— (book)
by Tom Sheldon
(see stats)
|